Fig. 1





Fig. 2



MEMORY FLASH FLASH I/F SEQUENCER OSC Cont. RESET  $22 \sim$ PAGE BUFFER COMMAND REG. Config ROM WR. Reg. RD. Reg. ECC ECC 1516 18 19) S/P &P/S I/F 12 Reserv Reserv SBS 200 VCC ~ GND SCK GNB 음 N

9

Fig. 4

A10 • • • • •	 	A2 A1 A0
SEGMENT	SECTOR	STORAGE

Fig. 5




Fig. 6




Fig. 7




Fig. 8




Fig. 9





Fig. 10




## Fig. 11

STORAGE 0 STORAGE 1 STORAGE 2 STORAGE 3

STORAGE OSTORAGE I STORAGE 2 STORAGE S						
SEGMENT 0	0x0000		0x0001		0x0002	0x0003
	0x0004		0x0005		0x0006	0x0007
	•		:		:	:
	0x01fc		0x01fd		0x01fe	0x01ff
SEGMENT 1	0x0200		0x0201		0x0202	0x0203
			:		:	•
	0x03fc		0x003fd		0x03fe	0x03ff
SEGMENT 2	0x0400		0x0401		0x0402	0x0403
	:		:		i	:
	0x04fc		0x04fd		0x04fe	0x04ff
SEGMENT 3	0x0600		0x0601		0x0602	0x0603
			:		:	
	0x07fc		0x07fd		0x07fe	0x07ff

Fig. 12



#### Fig. 13A





Fig. 13B

LOGIC ADDRESS	PHYSICAL ADDRESS
0x0200	180
0×0240	511
0x031f	1
0×0385	. 0

### Fig. 14

A10 A9	A8 • • • • •	· · · · · · · · · · A0
STORAGE	SEGMENT	SECTOR

### Fig. 15



#### Fig. 16




Fig. 17




Fig. 18






Fig. 19





# Fig. 21

STORAGE 0 SEGMENT 0	STORAGE 1 SEGMENT 1	STORAGE 2 SEGMENT 2	STORAGE 3 SEGMENT 3
0x0000	0x0200	0x0400	0×0600
0x0004	0x0204	0×0404	0×0604
0x0005			
0x0006		<u> </u>	
0x0007		i	i
0x01ff	0x03ff	0x05ff	0x07ff

- 1.. CPU
- 5.. INTERFACE
- 6.. MEMORY CARD
- 7.. FLASH MEMORY